WEST Refine Search Page 1 of 2

Refine Search

Search Results -

Term	Documents
(20 NOT 19).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	14
(L20 NOT L19).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	14

Search History

DATE: Thursday, January 19, 2006 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB=	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L21</u>	L20 not 119	14	<u>L21</u>
<u>L20</u>	field\$1 near7 data near2 type near25 vector and instruction near3 format\$1	15	<u>L20</u>
<u>L19</u>	field\$1 near7 data near2 type near12 format near15 vector	9	<u>L19</u>
<u>L18</u>	field\$1 near7 data near2 type near12 format near7 vector	9	<u>L18</u>
<u>L17</u>	field\$1 near7 data near2 type near12 format	707	<u>L17</u>
<u>L16</u>	17 and condition\$3	1	<u>L16</u>
<u>L15</u>	17 and conditin\$3	0	<u>L15</u>
<u>L14</u>	L13 near15 (fetch\$5 or prefetch\$5)	35	<u>L14</u>
<u>L13</u>	(set) near1 address near1 registers	1700	<u>L13</u>
<u>L12</u>	(set or group or plurality) near4 address near1 registers	9548	<u>L12</u>
<u>L11</u>	(set or group or plurality) near5 address\$2 near5 registers	17473	<u>L11</u>

<u>L10</u>	address\$2 near5 registers	84145	<u>L10</u>
<u>L9</u>	6895482.pn. and address\$3	1	<u>L9</u>
<u>L8</u>	L7 and sequent\$5	1	<u>L8</u>
<u>L7</u>	5430851.pn.	2	<u>L7</u>
<u>L6</u>	(sepecif\$5) near5 (field\$1) sequent\$6 near5 (fetch\$3 or prefetch\$6) near5 number near3 (instruction\$1 or microinstruction\$1 or sub near1 instruction\$1)	43	<u>L6</u>
<u>L5</u>	(sepecif\$5 or designat\$5) near5 (field\$1) near4 instruction near8 sequent\$6 near5 (fetch\$3 or prefetch\$6) near5 number near3 (instruction\$1 or microinstruction\$1 or sub near1 instruction\$1)	0	<u>L5</u>
<u>L4</u>	(sepecif\$5 or designat\$5) near5 (field\$1) sequent\$6 near5 (fetch\$3 or prefetch\$6) near5 number near3 (instruction\$1 or microinstruction\$1 or sub near1 instruction\$1)	21072	<u>L4</u>
<u>L3</u>	(sepecif\$5 or designat\$5) near7 (field\$1 or operand\$1 or portion\$1) sequent\$6 near5 (fetch\$3 or prefetch\$6) near8 number near8 (instruction\$1 or microinstruction\$1 or sub near1 instruction\$1)	132578	<u>L3</u>
<u>L2</u>	(field\$1 or operand\$1 or portion\$1) sequent\$6 near5 (fetch\$3 or prefetch\$6) near8 number near8 (instruction\$1 or microinstruction\$1 or sub near1 instruction\$1)	8098886	<u>L2</u>
DB=	USPT; PLUR=YES; OP=OR		
<u>L1</u>	5197145.pn. and decod\$4	1	<u>L1</u>

END OF SEARCH HISTORY



Home | Legar | Legar | Access information | Alc

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Your search i	matched 29 of 1302021 document	s.	icroinstruction*, command*) < and> (a*] e-mail		
» Search Options		Modify	'y Searcin			
View Session	History	(((fetch	((((fetch*, prefetch*) <near 9=""> (instruction*, microinstruction*, command*) <and> (a</and></near>			
New Search		<u> </u>	Check to search only within this results set			
» Key		Displa	ay Format: Citation & Abstract			
REIRE JANI.	IEEE Journal or Magazine	Seiect	Article information			
iee jnl	IEE Journal or Magazine					
ieee cnf	IEEE Conference Proceeding		1. A high speed microprocessor core for the embedded applications-PKURS001			
IEE CNF	IEE Conference Proceeding	*	Wang Yingchun; Ji Lijiu; Han Shu; Liu Ling; Wang Yangyuan;			
IEEE STD	IEEE Standard		ASIC, 2001. Proceedings. 4th International Conference on 23-25 Oct. 2001 Page(s):748 - 751			
	IEEE Standard		Digital Object Identifier 10.1109/ICASIC.2001.982671			
			AbstractPlus Full Text: PDF(267 KB) III NE CNF			
		D	2. MARS-a RISC-based architecture for LISP Hung-Chang Lee; Feipei Lai; Jenn-Yuan Tsai; Tai-Ming Parng; Yu-Gang Li; Tools for Artificial Intelligence, 1989. Architectures, Languages and Algorithms. IEEE Intern 23-25 Oct. 1989 Page(s):198 - 206 Digital Object Identifier 10.1109/TAI.1989.65321 AbstractPlus Full Text: PDE(788 KB)	ational		
		n	3. The 68040 integer and floating-point units Ledbetter, B., Jr.; McGarity, R.; Quintana, E.; Reininger, R.; Compcon Spring '90. 'Intellectual Leverage'. Digest of Papers. Thirty-Fifth IEEE Computer S Conference. 26 Feb2 March 1990 Page(s):259 - 263 Digital Object Identifier 10.1109/CMPCON.1990.63685 AbstractPlus Full Text: PDE(320 KB) IEEE CNF	Society		
			4. Digital signal processor for test and measurement environment Kareem, A.; Saxe, C.L.; Etheridge, E.; McKinney, D.; Proceedings of the IEEE Volume 75, Issue 9, Sept. 1987 Page(s):1167 - 1171 AbstractPlus Full Text: PDE(407 KB) IEEE JNL			
		n	5. Motorola's 88000 family architecture Alsup, M.; Micro, IEEE Volume 10, Issue 3, June 1990 Page(s):48 - 66 Digital Object Identifier 10.1109/40.56325 AbstractPlus Full Text: PDF(1562 KB)	٠		
			6. Enhancing memory-level parallelism via recovery-free value prediction Zhou, H.; Conte, T.M.;			

Computers, IEEE Transactions on Volume 54, Issue 7, July 2005 Page(s):897 - 912 Digital Object Identifier 10.1109/TC.2005.117 AbstractPlus | Full Text: PDE(2024 KB) #EEE JNL 7. MARS: a RISC based multiple function units Lisp machine Lee, H.-C.; Lai, F.; Parng, T.-M.; Computers and Digital Techniques, IEE Proceedings-Volume 139, Issue 5, Sep 1992 Page(s):410 - 420 AbstractPlus | Full Text: PDF(784 KB) III # JNI. 8. Femtocomputing: new architectural ideas for procedural and evolutionary computers whose de Garis, H.; Batty, T.; Wang Ce; Evolvable Hardware, 2005. Proceedings. 2005 NASA/DoD Conference on 29 June-1 July 2005 Page(s):301 - 306 Digital Object Identifier 10.1109/EH.2005.29 AbstractPlus | Full Text: PDF(112 KB) KERS CNF 9. The SP16 signal processor Ungerboeck, G.; Maiwald, D.; Kaeser, H.; Chevillat, P.; Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '84. Volume 9, Part 1, Mar 1984 Page(s):664 - 667 AbstractPlus | Full Text: PDF(112 KB) HISSE CNF 10. GASP: A programmable signal processor Rogers, J.; Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '76. Volume 1, Apr 1976 Page(s):651 - 651 AbstractPlus | Full Text: PDF(91 KB) | KEEE CNF 11. Fetch Halting on critical load misses Mehta, N.; Singer, B.; Bahar, R.I.; Leuchtenburg, M.; Weiss, R.; Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE Interv 11-13 Oct. 2004 Page(s):244 - 249 Digital Object Identifier 10.1109/ICCD.2004.1347929 AbstractPlus | Full Text: PDF(303 KB) IEEE CNF 12. Design of a high performance microcontroller Hu Yue-li: Cao Jia-lin: Ran Feng: Liang Zhi-lian: High Density Microsystem Design and Packaging and Component Failure Analysis, 2004. HDP '04 Sixth IEEE CPMT Conference on 30 June-3 July 2004 Page(s):25 - 28 Digital Object Identifier 10.1109/HPD.2004.1346667 AbstractPlus | Full Text: PDF(505 KB) ISSE CNF 13. Configurable architecture for smart pixel research Chokhani, A.; Vagheeswar, V.S.; Shankar Raman, K.; Beyette, F.R., Jr.; Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on Volume 3, 4-7 Aug. 2002 Page(s):III-520 - III-523 vol.3 AbstractPlus | Full Text: PDF(340 KB) IEEE CNF 14. The Very Simple CPU Simulator Carpinelli, J.D.; Frontiers in Education, 2002. FIE 2002. 32nd Annual Volume 1, 6-9 Nov. 2002 Page(s):T2F-11 - T2F-14 vol.1

Digital Object Identifier 10.1109/FIE.2002.1157946

AbstractPlus | Full Text: PDF(340 KB) IEEE CNF

	15. Instruction prediction for step power reduction Zhenyu Tang; Chang, N.; Shen Lin; Weize Xie; Nakagawa, S.; Lei He; Quality Electronic Design, 2001 International Symposium on 26-28 March 2001 Page(s):211 - 216 Digital Object Identifier 10.1109/ISQED.2001.915229
	AbstractPlus Full Text: PDE(609 KB) IEEE CNF
	16. Optimizing software data prefetches with rotating registers Doshi, G.; Krishnaiyer, R.; Muthukumar, K.; Parallel Architectures and Compilation Techniques, 2001. Proceedings. 2001 International Confere 8-12 Sept. 2001 Page(s):257 - 267 Digital Object Identifier 10.1109/PACT.2001.953306
	AbstractPlus Full Text: PDE(800 KB) IEEE CNF
	17. Mutable functional units and their applications on microprocessors Solihin, Y.; Cameron, K.W.; Yong Luo; Lavenier, D.; Gokhale, M.; Computer Design, 2001. ICCD 2001. Proceedings. 2001 International Conference on 23-26 Sept. 2001 Page(s):234 - 239 Digital Object Identifier 10.1109/ICCD.2001.955034 AbstractPlus Full Text: PDE(608 KB)
guar.	18. Optimization of vertical and horizontal beamforming kernels on the PowerPC G4 processor
	technology Cho, Y.H.; Brunke, D.; Allen, G.E.; Evans, B.L.; Signals, Systems and Computers, 2000. Conference Record of the Thirty-Fourth Asilomar Confere Volume 2, 29 Oct1 Nov. 2000 Page(s):1670 - 1674 vol.2 Digital Object Identifier 10.1109/ACSSC.2000.911273
	AbstractPius Full Text: PDF(472 KB) (EIIII CNF)
	19. A superscalar RISC processor with 160 FPRs for large scale scientific processing Shimada, K.; Kawashimo, T.; Hanawa, M.; Yamagata, R.; Kamada, E.; Computer Design, 1999. (ICCD '99) International Conference on 10-13 Oct. 1999 Page(s):279 - 280 Digital Object Identifier 10.1109/ICCD.1999.808438 AbstractPlus Full Text: PDE(28 KB)
	20. A 7 th -generation x86 microprocessor Hesley, S.; Andrade, V.; Burd, B.; Constant, G.; Correll, J.; Crowley, M.; Golden, M.; Hopkins, N.; Is Khondker, R.; Meyer, D.; Moench, J.; Partovi, H.; Posey, R.; Weber, F.; Yong, J.; Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International 15-17 Feb. 1999 Page(s):92 - 93 Digital Object Identifier 10.1109/ISSCC.1999.759134 AbstractPlus Full Text: PDE(144 KB) IEEE CNF
	21. Real-time high-throughput sonar beamforming kernels using native signal processing and n
\$ <i>;</i>	hiding techniques Allen, G.E.; Evans, B.L.; John, L.K.; Signals, Systems, and Computers, 1999. Conference Record of the Thirty-Third Asilomar Conferer Volume 1, 24-27 Oct. 1999 Page(s):137 - 141 vol.1 Digital Object Identifier 10.1109/ACSSC.1999.832310
	AbstractPlus Full Text: PDF(468 KB) ISSE CNF
	22. AltiVecTM: bringing vector technology to the PowerPCTM processor family Tyler, J.; Lent, J.; Mather, A.; Huy Nguyen; Performance, Computing and Communications Conference, 1999. IPCCC '99. IEEE International 10-12 Feb. 1999 Page(s):437 - 444

Digital Object Identifier 10.1109/PCCC.1999.749469 AbstractPlus | Full Text: PDF(520 KB) IEEE CNF 23. A commercial multithreaded RISC processor Storino, S.; Aipperspach, A.; Borkenhagen, J.; Eickemeyer, R.; Kunkel, S.; Levenstein, S.; Uhlmanı Solid-State Circuits Conference, 1998. Digest of Technical Papers. 45th ISSCC 1998 IEEE Interna-5-7 Feb. 1998 Page(s):234 - 235, 442 Digital Object Identifier 10.1109/ISSCC.1998.672449 AbstractPlus | Full Text: PDE(516 KB) IEEE CNF 24. MARS-Multiprocessor architecture reconciling symbolic with numerical processing-a CPU e delay branch/jump Gia-Shuh Jang; Feipei Lai; Hung-Chang Lee; Yeong-Chang Maa; Tai-Ming Parng; Jenn-Yuan Tsai VLSI Technology, Systems and Applications, 1989. Proceedings of Technical Papers. 1989 Interna 17-19 May 1989 Page(s):365 - 370 Digital Object Identifier 10.1109/VTSA.1989.68647 AbstractPlus | Full Text: PDF(496 KB) | III EE CNE 25. Micro-architecture of the VAX 9000 Murray, J.E.; Salett, R.M.; Hetherington, R.C.; McKeen, F.X.; Compcon Spring '90. 'Intellectual Leverage'. Digest of Papers. Thirty-Fifth IEEE Computer Society 26 Feb.-2 March 1990 Page(s):44 - 53 Digital Object Identifier 10.1109/CMPCON.1990.63652 AbstractPlus | Full Text: PDE(764 KB) | KERE CNF

indexed by #Inspec Help Contact Us Privac

© Copyright 2005 (6